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Fluorinated SrTiO3 as Charge-Trapping Layer for
Nonvolatile Memory Applications
X. D. Huang, Johnny K. O. Sin, and P. T. Lai, Senior Member, IEEE
Abstract—Charge-trapping properties of SrTiO3 with and
without fluorine incorporation are investigated by using an
Al/Al2O3/SrTiO3/SiO2/Si structure. The memory device with
a fluorinated SrTiO3 film shows promising performance in terms
of large memory window (8.8 V) by±8-V sweeping voltage, large
flatband-voltage (VFB) shift (2.5 V) at a low gate voltage of
+6 V for 1 ms, negligible VFB shift after 105-cycle program/erase
stressing, and improved data retention compared with that with-
out fluorine treatment. These advantages can be associated with
generated deep-level traps, reduced leakage path, and enhanced
strength of the film due to the fluorine incorporation.
Index Terms—Charge-trapping (CT) layer (CTL), fluorine
treatment, high-k, nonvolatile memory, SrTiO3.
I. INTRODUCTION
M ETAL–OXIDE–NITRIDE–OXIDE–SILICON(MONOS)-type Flash memory devices based on discrete-charge
storage in a charge-trapping (CT) layer (CTL) show advantages
over the floating-gate type in terms of their stronger scalability,
lower program/erase (P/E) voltages, and higher reliability.
Si3N4 is the first dielectric used as CTL. However, the
charge localized in the nitride film is easily lost due to the
shallow-level traps resulting from the small conduction-band
offset (∆Ec = 1.1 eV) at the Si3N4/SiO2 interface [1],
[2]. Moreover, Si3N4 has a low dielectric constant (k ∼ 7),
which limits the continual downscaling of the cell size.
To solve these problems, high-k dielectrics, such as ZrO2
(k ∼ 25), HfO2 (k ∼ 25), Y2O3 (k ∼ 15), and Ta2O5
(k ∼ 22), have been widely investigated as CTL, mainly
due to their deep-level traps or/and stronger scaling ability
[3]–[9]. Fig. 1 shows the band diagrams of some typical high-k
dielectrics used as CTL with respect to SiO2 [9], [10]. Among
various high-k dielectrics, SrTiO3 is well known for its high
dielectric constant (k > 140) and large ∆Ec (∼ 3.5 eV)
with respect to SiO2 [9]–[12], both of which are desirable
for the CTL of nonvolatile memories to improve the P/E
speeds and retention characteristics. Unfortunately, there have
been few reports focusing on SrTiO3 as CTL for nonvolatile
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Fig. 1. Band diagram of typical high-k dielectrics used as CTL. Their
bandgap and conduction-band offset with respect to SiO2 are shown.
memory applications [13]. In addition, anions (e.g., nitrogen
and fluorine) incorporated into the CT film have been also
proposed to improve the characteristics of memory devices,
because more deep-level traps can be induced due to the
anion incorporation [1]–[3], [14]–[16]. Moreover, fluorine
incorporation has been proved to be an excellent passivant to
remove defects and strengthen the dielectric films due to its
strong electronegativity [16]–[18]. It is noted that defects such
as shallow traps and interface states can lead to enhancement
of charge leakage and degradation of the dielectric quality,
and therefore, they are not regarded as effective traps, but
as reliability degraders. In this paper, based on MONOS
capacitors, we focus on the CT characteristics of SrTiO3 with
and without fluorine treatment.
II. EXPERIMENT
MONOS capacitors with Al/Al2O3/SrTiO3/SiO2/Si were
fabricated on p-type silicon wafers. After a standard RCA
cleaning, 2-nm SiO2 was grown on the wafers by thermal
dry oxidation. Then, 3-nm SrTiO3 was deposited on the SiO2
by sputtering using a SrTiO3 target in an Ar/O2 (4/1) mixed
ambient at a pressure of 3 mtorr. Following that, some samples
were processed by CHF3 + O2 (10 sccm/ 1 sccm) plasma at
20 W for 5 min. The dilute O2 was used to remove the carbon
and hydrogen [19]. Then, 15-nm Al2O3 as a blocking layer was
deposited by means of atomic layer deposition using trimethyl
aluminum [Al(CH3)3] and H2O as precursors at 300 ◦C.
Following that, all the samples went through postdeposition
annealing (PDA) in N2 ambient at 900 ◦C for 30 s. Finally, Al
was evaporated and patterned as gate electrodes by wet etching,
followed by forming-gas annealing at 300 ◦C for 20 min. The
samples with and without fluorine treatment were denoted as
0018-9383/$26.00 © 2011 IEEE
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Fig. 2. Cross-sectional TEM image of the MONOS capacitor with (a) un-
treated and (b) fluorinated SrTiO3 film.
F-STO and STO, respectively. In addition, a reference sample
without the SrTiO3 trapping layer (MAOS) was also fabricated
by the same process to study the trapping characteristics of
the SrTiO3 film. The thickness of the dielectrics was deter-
mined using ellipsometry and confirmed by transmission elec-
tron microscopy (TEM). The physical properties of the films
were analyzed by X-ray photoelectron spectroscopy (XPS)
and secondary ion mass spectroscopy (SIMS). The electrical
characteristics were measured by an HP4284A LCR meter
and an HP4156A semiconductor parameter analyzer at room
temperature.
III. RESULTS AND DISCUSSION
Fig. 2 shows the cross-sectional TEM image of the MONOS
capacitor with and without the fluorine plasma treatment. It is
clear that the physical thickness keeps intact after the fluorine
treatment, indicating no etching of the SrTiO3 film due to the
low energy of the fluorine plasma treatment. According to the
XPS analysis, the fluorine content can be determined to be 14%
for the F-STO sample. Fig. 3 shows the Sr 3d and Ti 2p spectra,
as well as the curve-fitting lines of the samples with and without
the fluorine treatment. Each curve-fitting line is assumed to
follow the general shape of the Lorentzian–Gaussian function.
In Fig. 3(a), the Sr 3d spectrum of the STO sample shows
doublet distinct peaks located at 135.5 eV (Sr 3d3/2) and
133.7 eV (Sr 3d5/2), corresponding to Sr–O bonding in the
SrTiO3 film [20]. After the fluorine treatment, the Sr 3d spec-
trum is shifted to a higher binding energy by 0.2 eV, indicating
that F is bonded with Sr due to its strong electronegativity.
Similar phenomenon also appears in the Ti 2p spectrum shown
in Fig. 3(b), indicating the formation of stronger Ti–F bonding,
thus a higher binding energy. Moreover, the Ti 2p spectrum can
be decomposed into two components, corresponding to Ti–O
bonding in the SrTiO3 film (∼458.6 eV for Ti 2p3/2) and Ti
silicate at the interface (∼459.3 eV for Ti 2p3/2), respectively
[20], [21]. The presence of Ti silicate can further be confirmed
by the Si 2p spectrum (not shown here). It is worth pointing
out that the ratio of Ti component corresponding to SrTiO3 and
silicate is 8.0 for the F-STO sample, which is larger than that
for the STO sample (5.0), suggesting a thinner interlayer at the
interface due to the fluorine passivation. Fig. 4(a) shows the
Fig. 3. XPS spectra of SrTiO3/SiO2 stack (3 nm/2 nm) on Si substrate.
(a) Sr 3d spectrum. (b) Ti 2p spectrum.
Fig. 4. (a) SIMS depth profile of SrTiO3/SiO2 on Si substrate with and with-
out fluorine treatment after PDA. (b) SIMS depth profile of Al2O3/fluorinated
SrTiO3/SiO2 on Si substrate after PDA.
SIMS depth profiles of the MNOS samples with and without
fluorine treatment. It is observed that the diffusion of Ti into
SiO2 is more severe for the nonfluorinated sample than that
with the fluorine treatment, which is consistent with the result
from the XPS analysis. In Fig. 4(b), the fluorine content of
the fluorinated MONOS sample displays a peak at the surface
of the SrTiO3 film and decreases toward Al2O3 and SrTiO3,
respectively. The quality of the Al2O3 film can be improved
by the fluorine incorporation, because some defects near the
Al2O3/SrTiO3 interface can be passivated by the fluorine in-
corporation [16]–[18].
Fig. 5 shows the 1-MHz C–V hysteresis characteristics of
the MONOS capacitors with and without the fluorine treatment
under various sweeping voltages. Sweep starts from the inver-
sion region to the accumulation region and back to the inversion
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Fig. 5. C–V hysteresis curves for the F-STO, STO, and MAOS samples.
region again. Assuming that the dielectric constant of SiO2 is
3.9, the dielectric constants of the Al2O3 and SrTiO3 films with
and without fluorine incorporation are calculated to be 8, 22,
and 30 from the C–V measurements. So, fluorine incorporation
into the SrTiO3 film leads to a lower dielectric constant [9]. As
the sweeping voltage increases from ±6 to ±8 V, the memory
window increases from 5.4 V/5.1 V to 8.8 V/7.8 V for the
F-STO/STO samples, respectively. For comparison, the refer-
ence MAOS sample without the SrTiO3 layer only has a small
VFB shift (∼0.2 V), revealing that the CT effect is mainly due
to the SrTiO3 layer. The samples with SrTiO3 layer shows a
significant memory window even at small gate voltage, which
should be attributed to its large quantity of traps as well as its
high k value, leading to stronger electric field across the SiO2
layer. Furthermore, the F-STO sample, showing larger memory
window than the STO one, indicates its higher CT efficiency.
Fluorine incorporation in the SrTiO3 film not only removes
defects (e.g., interface states and shallow-level traps) [16]–[18]
but also introduces deep-level traps [14]–[16], both of which
are desirable for improving the CT characteristics.
The P/E transient characteristics of the MONOS capacitor
with and without the fluorine treatment are shown in Fig. 6.
Even though the SrTiO3 film without fluorine treatment has a
higher dielectric constant (k ∼ 30) than that with fluorine treat-
ment (k ∼ 22) and, thus, higher electric field across SiO2, the
F-STO sample displays higher P/E speeds than the STO sample.
This should be ascribed to more deep-level traps in the fluori-
nated SrTiO3 film, which can be supported by the charge-trap
density extracted later in Fig. 11. For the F-STO sample, a large
VFB shift of 2.5 V can be obtained by programming at +6 V
for 1 ms. It should be noted that, although the operating voltage
here is lower than those reported in [1] and [3], our sample even
has a larger memory window, further demonstrating the merit
of using fluorinated SrTiO3 as CTL. In addition, the memory
window of the STO sample tends to saturate rapidly at a low
value of 0.75 V under the erase state at −6 V. This saturation
phenomenon is normally ascribed to the tradeoff between hole
tunneling from the substrate and unwanted electron tunneling
from the gate under a negative gate voltage, which is the main
bottleneck to improve the erase window and speed [22]. On the
contrary, the F-STO sample shows no saturation phenomenon,
indicating suppressed electron injection from the gate due to
the fluorine passivation of defects, as supported by the fluorine
SIMS depth profile in Fig. 4.
Fig. 6. (a) Program and (b) erase transient characteristics for the memory
with and without the fluorine treatment at various gate voltages with different
pulsewidths.
Fig. 7. Endurance characteristics of the memory with and without the fluorine
treatment under a ±8-V 100-µs stress pulse at room temperature.
Fig. 7 shows the endurance characteristics of the MONOS
capacitor with and without the fluorine treatment under a±8-V
100-µs stress pulse. The initial P/E windows of the F-STO
and STO samples are 3.94 and 3.57 V, respectively. After a
105-cycle P/E stressing, the VFB shift expands to 4.0 and 3.73 V,
corresponding to increases of 1.5% and 4.5% for the F-STO and
STO samples, respectively. It is reported that the VFB increment
is ascribed to additional stress-induced traps generated during
repetitive P/E operation [8]. Consequently, a smaller VFB shift
for the F-STO sample indicates its hardened structure against
the stress. The interface-state density near midgap (Dit) of
the MONOS capacitors extracted by Terman’s method is also
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Fig. 8. Interface-state density near midgap (Dit) of the STO and F-STO
samples before and after a 105-cycle ±8-V 100-µs P/E stress.
shown in Fig. 8 [23]. Compared with the STO sample, the Dit
of the F-STO sample increases negligibly, further demonstrat-
ing its hardened structure against the stress. For the F-STO
sample, this increased hardness should be ascribed to stronger
fluorine-related bonding in the dielectric film due to fluorine
incorporation, which is in accordance with the conclusions in
[16]–[18].
The retention characteristics of the memory devices are
investigated at room temperature and shown in Fig. 9(a). The
devices are initially programmed at +8 V and 1 ms and
erased at −8 V and 10 ms for the retention measurement. For
comparison, the normalized retained charges corresponding to
the P/E states in Fig. 9(a) for the memory devices are also
shown in Fig. 9(b). It is observed that the charge loss for
both the F-STO and STO samples is faster for the first 103 s
and then is slower. These two stages should be mainly due to
shallow- and deep-level charge losses, respectively, because the
charges stored in deep-level traps are more difficult to escape
than those stored in shallow-level traps. Consequently, the less
severe charge loss for the F-STO sample than the STO one
indicates more deep-level traps in the former associated with
fluorine incorporation. About 40% and 31% of the charges are
retained after ten years for the memories with and without the
fluorine incorporation, respectively. It is obvious that the F-STO
sample shows improved retention characteristics than the STO
one, which can be explained by more deep-level traps due to the
fluorine incorporation [14]–[16] and the reduced leakage path
by the fluorine passivation [16]–[18]. The charge loss rate here
is higher than those reported in [1]–[3], mainly due to its thinner
tunneling layer (SiO2 ∼ 2 nm), which plays a key role in sup-
pressing the charge tunneling back into the substrate. Moreover,
the Ti silicate interlayer (shown in Fig. 3) at the SrTiO3/SiO2
interface can also contribute to the charge loss because
Ti-rich silicate has a much smaller barrier height (Eg ∼ 3.5 eV)
with respect to SrTiO3 (Eg ∼ 3.2 eV) compared with that of
SiO2 (Eg ∼ 9.0 eV) [9], [10], [24]. The charge loss mechanism
due to the interlayer can further be illustrated by the band
diagrams shown in Fig. 10. It can be seen that the electron-
tunneling path from SrTiO3 to Si is shortened due to the Ti
silicate, thus resulting in more severe charge loss. Therefore,
a thinner interlayer in the F-STO sample due to the fluorine
passivation is also favorable for the memory characteristics.
Fig. 9. Retention characteristics of the memory with and without fluorine
treatment measured at room temperature. (a) VFB shift as a function of time.
(b) Normalized retained charges for the P/E states as a function of time.
Fig. 10. (a) Band diagram for the MONOS capacitor with no interlayer
between SrTiO3 and SiO2 (Al2O3/SrTiO3/SiO2 = 15 nm/3 nm/2 nm).
(b) Band diagram with an interlayer between SrTiO3 and SiO2
(Al2O3/SrTiO3/Ti silicate/SiO2 = 15 nm/3 nm/0.5 nm/1.5 nm).
To gain deeper insight into the different CT characteristics
of the SrTiO3 films with and without fluorine incorporation,
the CT density is also extracted by the constant-current stress
(CCS) method [25]. A low-injection CCS (10 µA/cm2) is used
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Fig. 11. (a) One-megahertz C–V curve of the MONOS F-STO sample under
a CCS for increasing stress time. (b) Trapped-charge density (Nit) as a function
of injected-charge density (Qinj) for the F-STO and STO samples.
in order to avoid generating new traps. A series of current
pulses is applied on the MONOS capacitors. After each stress
pulse, the C–V curve is recorded to estimate the VFB shift with
respect to the initial VFB at t = 0 s. Fig. 11(a) shows the 1-MHz
C–V curve measured between stress pulses for the MONOS
F-STO sample. It is observed that the C–V curve shifts toward
positive voltage with increasing stress time, indicating more
electrons trapped in the CT film. The trapped-charge density
(Nt) can be evaluated by assuming that the trapped-charge












where ∆VFB is the VFB shift with respect to the initial VFB
at t = 0 s, q is the electron charge, ε0 is the permittivity of
vacuum, XB and εB are the thickness and dielectric constant
of the blocking layer, respectively, and XT and εT are the
thickness and dielectric constant of the trapping layer, respec-
tively. Fig. 11(b) shows the Nt as a function of injected-charge
density (Qinj), where the trapped-charge density at saturation
level for the F-STO sample is extracted to be 7.2× 1012 cm−2,
which is higher than 6.4× 1012 cm−2 for the STO sample. It
is worth pointing out that a higher trapped-charge density for
the F-STO sample contributes to a larger memory window and
higher P/E speeds, as shown in Figs. 5 and 6. Moreover, for
the STO sample, Nt increases with the injected charge at first,
but then decreases slightly, indicating some trapped electrons
escaping from the CTL. On the contrary, the Nt of the F-STO
sample increases with the injected charge monotonically and
then tends to saturate, suggesting generated deep-level traps
in the fluorinated SrTiO3 film, which is consistent with the
phenomenon of the retention characteristics shown in Fig. 9.
IV. CONCLUSION
The CT characteristics of SrTiO3 film with and without fluo-
rine plasma treatment have been investigated based on MONOS
capacitors. The memory device with fluorinated SrTiO3 film as
CTL shows improved performance compared with that without
fluorine treatment, including higher P/E speeds, larger memory
window, and better endurance characteristics and data retention.
Therefore, the fluorinated SiTiO3 film is a promising candidate
as the CTL for nonvolatile memory applications.
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